This week, I write several simple modules by the SystemVerilog, including unsigned adder, comparator and frequency division and their test modules. I run the functional simulation in the Vivado. At the same time, I begin to slowly learn the use of design compiler software.

Because I want to look the practical circuit of the code. Next week, I want to continue write some modules.